Redundant-Digit Floating-Point Addition Scheme Based on a Stored Rounding Value
نویسندگان
چکیده
منابع مشابه
A floating point multiplier performing IEEE rounding and addition in parallel
This work was one of ASIC basis technology project mainly managed by IDEC and supported by the ministry of trade, industry & energy and the ministry of science and technology of korea. Abstract In the conventional oating point multipliers, the rounding stage is usually constructed by using a high speed adder for the increment operation, increasing the overall execution time and occupying a larg...
متن کاملAn FPGA-based Floating Point Unit for Rounding Error Analysis
Detection of floating-point rounding errors normally requires run-time analysis in order to be effective and software-based tools are seldom used due to the extremely high computational demands. In this paper we present a field programmable gate array (FPGA) based floating-point coprocessor which supports standard IEEE-754 arithmetic, user selectable precision and Monte Carlo Arithmetic (MCA). ...
متن کاملThe Generic Multiple-Precision Floating-Point Addition With Exact Rounding (as in the MPFR Library)
We study the multiple-precision addition of two positive floating-point numbers in base 2, with exact rounding, as specified in the MPFR library, i.e. where each number has its own precision. We show how the best possible complexity (up to a constant factor that depends on the implementation) can be obtain.
متن کاملA Floating Point Divider using Redundant Binary Circuits and an Asynchronous Clock Scheme
This paper describes a new floating-point divider (FDIV), in which the key features of redundant binary circuits and an asynchronous clock scheme reduce the delay time and area penalty. The redundant binary representation of +1 = (1, 0), 0 = (0, 0), -1 = (0,1) is applied to the all mantissa division circuits. The simple and unified representation reduces circuit delay for the quotient determina...
متن کاملFully redundant decimal addition and subtraction using stored-unibit encoding
Decimal computer arithmetic is experiencing a revived popularity, and there is quest for highperformance decimal hardware units. Successful experiences on binary computer arithmetic may find grounds in decimal arithmetic. For example, the traditional fully redundant (i.e., the result and both of the operands are represented in a redundant format) and semi-redundant (i.e., the result and only on...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Transactions on Computers
سال: 2010
ISSN: 0018-9340
DOI: 10.1109/tc.2009.152